Internal Clock Drift Estimation in Computer Clusters

Hicham Marouani and Michel R. Dagenais
Department of Computer and Software Engineering
Ecole Polytechnique de Montreal
P.O. Box 6079, Downtown, Montreal, Quebec, Canada, H3C 3A7
e-mail: hicham.marouani@polymtl.ca, michel.dagenais@polymtl.ca

March 29, 2008

Abstract

Most computers have several high resolution timing sources, from the battery backed real time clock, to the programmable interrupt timer and the cycle counter. Yet, even at a precision of one cycle in ten millions, clocks may drift significantly in a single second at a clock frequency of several GHz. When tracing the low level system events in computer clusters, such as packet sending or reception, interrupts, or process scheduling change, each computer system records its own events using an internal clock. In order to properly understand the global system behavior and performance, as reported by the events recorded on each computer, it is important to estimate precisely the clock differences and drift between the different computers in the system.

This article studies the clock precision and stability of several computer systems, with different architectures. It also studies the typical network delay characteristics, since almost all time synchronization algorithms rely on the exchange of network packets and are dependent on the symmetry of the packet sending and receiving delays. A very precise clock, based on the atomic time provided by the GPS satellite network, was used as a reference to measure clock drifts and network delays. The results obtained are of immediate use to all applications which depend on computer clocks or network time synchronization accuracy. In particular, these results shaped the design of the cluster aware version of the Linux Trace Toolkit Viewer which correlates events from traces taken on several networked computers.

1 Introduction

Complex distributed computer systems are increasingly used to offer a growing array of online services from search engines to groupware and eCommerce. Each computer will typically contain several processors and possibly many disks. A
request served by such a cluster may go through a load balancing frontend to
one of several web servers, which will in turn make requests to authentication
servers, database servers and file servers, before returning the answer.

When the answer is incorrect, or even more if the performance is below ex-
pectations, it may be extremely difficult to understand and diagnose the problem
[1]. This is where detailed system tracing can provide the needed information
by instrumenting the servers. Limited tracing tools were available with closed
source operating systems. More recently, with the increasing popularity of open
source operating systems, new tracing tools have appeared. Some tracers like
DTrace [2] and SystemTap [3] allow the dynamic insertion of tracepoints, at
some cost in performance. DTrace is offered by Sun for Solaris (now Open-
Solaris) while SystemTap is an ongoing project of Red Hat, IBM, Intel, and
Hitachi. Other tracers rely on static instrumentation, needing a kernel recom-
pilation but minimizing the overhead and thus the system disturbance. The
Linux Trace Toolkit, LTTng [4, 5, 6], is probably the best known system in this
category. SystemTap and LTTng share some of the underlying trace recording
technology, Relay, and it should be relatively easy in the future to combine
events recorded from these two sources in a single trace.

Each CPU in a multi-processor computer may record events. It typically
uses its cycle counter to timestamp each event before recording it in a per
CPU buffer. A separate tracing flow is thus obtained for each CPU. In some
architectures, all cycle counters start with the same count, at the same time,
and are connected to a shared clock signal. However, it is more typical to
have independent clocks, possibly derived from a common clock signal. In that
case, the different CPUs may not power up and start counting exactly at the
same time, and they may even use different clock scaling values, for instance
depending on their internal temperature. Different computers in a cluster will
not only have independent clocks but may also exhibit more differences in terms
of technology and architecture [7].

The objective is to estimate the clock differences over time with respect to
a time reference to be used in the trace viewer [8]. The time reference may
or may not correspond to a real clock but is the reference used to present a
global time view of the events, irrespective of their CPU of origin. Often, a
CPU in a central server, or one connected to a very precise clock source, will
be a convenient choice as time reference. Each event must thus have its locally
generated timestamp converted to the time reference, using the estimation of
the clock differences over time.

The clock synchronization, computing the difference between clocks on two
CPUs, is performed either by connecting to a shared clock signal (e.g. the output
from an atomic clock) or by sending messages back and forth with the current
time on each system and compensating as much as possible for the network delay.
The synchronization may be performed live, adjusting the current time values
to reduce any clock difference found. It may also be performed a posteriori,
computing at trace analysis time the clock differences over time, and using
these values to convert the local timestamps to the time reference.

In this article, several experiments were conducted to estimate the accuracy
and stability of cycle counters and to measure the network delay values and variability. Several different units of the same model, of different models but same architecture and of different architectures were tested while varying the system load and the temperature. Similarly, the network delays were measured using different network adapters and switching equipment. A very precise clock, generated by a GPS receiver optimized for time precision, was used as the reference clock. Thus, the main contribution of this study is the experimental results which provide a precise measurement of the characteristics of the computers and networking equipment commonly found in the distributed systems to be traced. A second contribution is the efficient experimental setups proposed to measure the relative clock accuracy and stability of several networked computers, using a GPS and a modified Linux kernel.

2 CPU clocks

In earlier architectures, two hardware devices were traditionally used to update the operating system internal time [9]: the battery-backed Real Time Clock (RTC) and the Programmable Interrupt Timer (PIT). The Real Time Clock is used to maintain the time even when the computer is off. In IBM PC compatible computers, the RTC circuit is the Motorola 146818, with a resolution of approximately one second and a significant drift, and the PIT circuit is the Intel 8254. The Linux operating system uses the RTC at boot time to initialize its internal time. It then updates its internal time by requesting regular interrupts from the PIT, typically every millisecond, and adding this value to its time variable. The Linux system call `gettimeofday()` retrieves this internal time.

The majority of recent microprocessors, starting with the Pentium in the i386 architecture, have a built-in clock cycle counter. This cycle counter, when available, is used by the Linux operating system to interpolate the time between PIT interrupts, thus increasing the resolution from 1 millisecond to 1 microsecond or better. In Intel Pentium processors, this register is named TSC (TimeStamp Counter) and is 64 bits long.

Microprocessor clock signals are typically generated with a circuit based on a quartz crystal. The clock precision [7], or drift rate, is measured as the offset between the clock and a very precise reference clock per unit of time, and is often expressed as a ratio in parts per million. Values of 1ppm or $10^{-6}$ are typical for computer grade crystals (1µs every second or 0.6s per week). The circuit temperature directly affects the crystal frequency and consequently the drift.

3 Experimental setup

Each satellite in the Global Positionning System (GPS) contains a very accurate atomic clock. GPS receivers obtain time values and coordinates from several satellites and can accordingly compute their position and the time. The
Motorola M12+ Timing Oncore GPS receiver [10] offers approximately 12 ns accuracy with respect to Universal Time Coordinated, and was used as a time reference to perform the different measurements. This GPS receiver produces a Pulse Per Second (PPS) signal which was connected directly to a pin of the computer RS-232 serial port, from which an interrupt can be generated. For some of the experiments, the signal cable was split and connected to several computers using short wires of equal length.

The PPS signal reaches each CPU with a precision limited by the variability of the delay outside and inside the computer [11, 12, 13]. The delay outside the computer (i.e. speed of electric signal in copper at 5ns / meter) is fairly constant, and easily compensated, and thus has no effect on the drift measurement. The internal delay is variable and corresponds to the difference between the signal arrival time and the execution of the cycle counter read instruction in the serial port interrupt handler. The same study [11] reports that for a Pentium III at 860 MHz, the mean delay is 8.31 $\mu$s with a standard deviation of 0.36. This delay is the sum the hardware interrupt controller and the operating system latency.

For our experiment, the lowest level interrupt handler in Linux kernel version 2.4.26 was instrumented, as shown in Figure 1, to sample the cycle counter as soon as the PPS signal interrupt is notified [14, 15]. Thereafter, the difference between two successive readings is calculated, yielding the number of clock cycles per second, or clock frequency, for the CPU.

In the networking experiments, the same PPS signal is connected to the two computers. In a first setup, the two computers exchange Ethernet packets in order to measure the network delays. In a second setup, a third computer broadcasts an Ethernet packet to the two PPS connected computers. The difference in broadcast packet arrival time can then be measured [16].

4 Results

4.1 Effect of temperature on clock frequency

For this experiment, the exact clock frequency (number of cycles between two PPS signals) is measured while the temperature varies from room temperature to the maximum rated temperature. An Intel Pentium II 350 MHz system was used with the CPU fan disconnected, and started at room temperature. The CPU temperature value is obtained through the Linux operating system from the health monitoring chip on the motherboard.

Table 1, illustrates that the CPU frequency diminishes at the rate of approximately 150Hz per degree Celsius. This is consistent with other studies [17, 18] showing a linear relation between the frequency and the temperature, with a positive or negative slope depending on the specific circuit used as clock driver.
/* Pseudocode for modified low level interrupt handling routine */
do_IRQ()
{
    /* Modification to read the cycle counter as early as possible */
    if ( interrupt is 4 (serial port) and clock experiment active ) {
        read TSC cycle counter and store in buffer;
        increment buffer pointer;
    }

    /* Normal content of do_IRQ in Linux */
    Call the specialized interrupt handler based on interrupt number;

    /* Modification for transferring the results to user space */
    if ( clock experiment active and buffer is full ) {
        check that the alternate buffer was read by the daemon;
        switch to the alternate buffer;
        signal the daemon to read the filled buffer;
    }
}

Figure 1: Pseudocode for the modified main interrupt request handler, used to sample the cycle counter at every GPS pulse per second, in the Linux kernel.

Table 1: CPU Clock frequency versus CPU temperature in Celsius

<table>
<thead>
<tr>
<th>Temperature (Celsius)</th>
<th>Frequency (Hz)</th>
<th>Std deviation (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>28</td>
<td>349205333</td>
<td>464.67</td>
</tr>
<tr>
<td>32</td>
<td>349204698</td>
<td>1681.58</td>
</tr>
<tr>
<td>36</td>
<td>349204068</td>
<td>1878.87</td>
</tr>
<tr>
<td>40</td>
<td>349203314</td>
<td>2299.72</td>
</tr>
<tr>
<td>44</td>
<td>349202799</td>
<td>1469.95</td>
</tr>
<tr>
<td>47.25</td>
<td>349202435</td>
<td>1929.43</td>
</tr>
</tbody>
</table>
4.2 CPU load

In this experiment, the effect of system load on the frequency is characterized. The effect may be twofold. An increased load may affect power usage and heat dissipation. Indeed, when the processor is idle, several units (e.g. ALU) are inactive and do not consume power. Another possible effect of higher system load is an increase in interrupt latency variability, affecting the delay to read the cycle counter after the PPS signal, and thus the accuracy of the frequency measurement.

Again, an Intel Pentium II 350 MHz system was used for this experiment. It was tested with no load, only running the frequency data collection daemon, moderate load archiving the Linux Kernel source code with command tar, and heavy load where several processes are added to tar and perform intensive floating point computations on arrays. For each case, the frequency was measured at every second for one hour.

Table 2: Measured clock frequency for light, moderate and heavy system load.

<table>
<thead>
<tr>
<th></th>
<th>Light load</th>
<th>Medium load</th>
<th>Heavy load</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency (Hz)</td>
<td>350797133</td>
<td>350797332</td>
<td>350797453</td>
</tr>
<tr>
<td>Temperature (Celsius)</td>
<td>34.5</td>
<td>34.5</td>
<td>34.5</td>
</tr>
<tr>
<td>Std deviation (Hz)</td>
<td>149</td>
<td>331</td>
<td>426</td>
</tr>
</tbody>
</table>

The load variation has little effect on either the frequency or the temperature, which are closely related. The CPU fan appears fairly efficient at keeping the CPU close to room temperature despite the power dissipation that could be caused by the system load variations. On the other hand, the standard deviation of the measured frequency increases significantly with the load. Indeed, the heavy load has a direct impact on the interrupt latency since a loaded system spends more time in code sections where interrupts are temporarily disabled. The interrupt latency does not affect the clock frequency but rather the accuracy of its measurement, since the reading of the cycle counter in the interrupt following a PPS signal may be delayed.

The effect of interrupt latency is relatively easy to mitigate in a posteriori analysis over a long period of time. By measuring longer intervals, the relative effect of interrupt latency can be decreased. Furthermore, by excluding values too far from the average measurement, it is possible to take out the cases where interrupts were significantly delayed.

5 Clock accuracy for different computer models

The clock frequency accuracy and stability was measured for computer motherboards from several manufacturers: 5 units of AMD 1.3 GHz ASUS A7A (AMD1.3), 3 units of AMD 1.5 GHz ASUS A7A (AMD1.5), 8 units of Intel Pentium IV 2.4 GHz Intel D865PES (Intel2.4), 7 units of Intel Pentium II 266 MHz (Intel266), 1 unit of VIA 600 MHz EPIA ME6000 (VIA600), and 1 unit of
Intel Itanium 1.4 GHz biprocessor server SR870BH2 (Itanium1.4). In each case, the average frequency was measured over a one hour period, and the frequency interval within which fall 99% of the samples was computed.

Table 3: Clock frequency for 5 1.3 and 3 1.5 GHz AMD microprocessors.

<table>
<thead>
<tr>
<th>Model</th>
<th>Frequency (Hz)</th>
<th>99% interval (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMD 1.3 number 1</td>
<td>1 343 172 180</td>
<td>0.492</td>
</tr>
<tr>
<td>AMD 1.3 number 2</td>
<td>1 343 175 836</td>
<td>0.475</td>
</tr>
<tr>
<td>AMD 1.3 number 3</td>
<td>1 343 134 661</td>
<td>0.702</td>
</tr>
<tr>
<td>AMD 1.3 number 4</td>
<td>1 343 175 117</td>
<td>0.419</td>
</tr>
<tr>
<td>AMD 1.3 number 5</td>
<td>1 343 174 308</td>
<td>0.664</td>
</tr>
<tr>
<td>AMD 1.3 number 6</td>
<td>1 343 175 117</td>
<td>0.419</td>
</tr>
<tr>
<td>AMD 1.5 number 1</td>
<td>1 533 362 884</td>
<td>0.608</td>
</tr>
<tr>
<td>AMD 1.5 number 2</td>
<td>1 544 642 975</td>
<td>0.510</td>
</tr>
<tr>
<td>AMD 1.5 number 3</td>
<td>1 544 665 817</td>
<td>0.498</td>
</tr>
</tbody>
</table>

Table 4: Clock frequency for 8 Intel Pentium IV 2.4 GHz microprocessors.

<table>
<thead>
<tr>
<th>Model</th>
<th>Frequency (Hz)</th>
<th>99% interval (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel 2.4 number 1</td>
<td>2 393 902 454</td>
<td>2.023</td>
</tr>
<tr>
<td>Intel 2.4 number 1</td>
<td>2 393 896 497</td>
<td>2.357</td>
</tr>
<tr>
<td>Intel 2.4 number 1</td>
<td>2 393 925 792</td>
<td>1.977</td>
</tr>
<tr>
<td>Intel 2.4 number 1</td>
<td>2 393 882 326</td>
<td>1.861</td>
</tr>
<tr>
<td>Intel 2.4 number 1</td>
<td>2 393 889 589</td>
<td>2.008</td>
</tr>
<tr>
<td>Intel 2.4 number 1</td>
<td>2 393 857 038</td>
<td>2.128</td>
</tr>
<tr>
<td>Intel 2.4 number 1</td>
<td>2 393 886 405</td>
<td>2.217</td>
</tr>
<tr>
<td>Intel 2.4 number 1</td>
<td>2 393 882 430</td>
<td>1.901</td>
</tr>
</tbody>
</table>

The results obtained are shown in Table 6. The AMD boards tested have the smallest 99% interval. It may be caused by a simpler and/or better interrupt controller or a more precise clock generation circuit.

6 Clock stability

The short term clock variations presented in Table 6 may in large part be caused by variable interrupt latencies. Interrupt latency causes a clock frequency measuring error but, unlike frequency drift, does not accumulate over time. Thus, assuming that the CPU temperature does not change much, (since the load has little effect on the temperature as shown in Table 1), and that aging is a very long term factor, the clock frequency of a system may remain fairly stable over a tracing session (which may last anything from a few seconds to a few hours).

A convenient way to estimate the clock stability is to calculate the Allan variance, or its square root, the associated Allan deviation [19, 20]. The Allan
Table 5: Clock frequency for 7 Intel Pentium II 266 MHz microprocessors.

<table>
<thead>
<tr>
<th>Model</th>
<th>Frequency (Hz)</th>
<th>99% interval (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel 266 number 1</td>
<td>266 317 841</td>
<td>1.057</td>
</tr>
<tr>
<td>Intel 266 number 2</td>
<td>266 314 530</td>
<td>1.137</td>
</tr>
<tr>
<td>Intel 266 number 3</td>
<td>266 314 969</td>
<td>1.168</td>
</tr>
<tr>
<td>Intel 266 number 4</td>
<td>266 318 621</td>
<td>1.544</td>
</tr>
<tr>
<td>Intel 266 number 5</td>
<td>266 313 279</td>
<td>1.074</td>
</tr>
<tr>
<td>Intel 266 number 6</td>
<td>266 316 786</td>
<td>2.641</td>
</tr>
<tr>
<td>Intel 266 number 7</td>
<td>266 312 792</td>
<td>1.263</td>
</tr>
</tbody>
</table>

Table 6: Clock frequency for different computer models. The frequency and interval of the 5 AMD 1.3 GHz, 3 AMD 1.5 GHz, 8 Intel 2.4 GHz and 7 Intel 266 MHz have been averaged.

<table>
<thead>
<tr>
<th>Model</th>
<th>Frequency (Hz)</th>
<th>99% interval (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMD1.3</td>
<td>1 343 166 500</td>
<td>0.550</td>
</tr>
<tr>
<td>AMD1.5</td>
<td>1 540 890 559</td>
<td>0.539</td>
</tr>
<tr>
<td>Intel2.4</td>
<td>2 393 890 316</td>
<td>2.085</td>
</tr>
<tr>
<td>Intel266</td>
<td>266 315 545</td>
<td>1.412</td>
</tr>
<tr>
<td>VIA600</td>
<td>599 924 976</td>
<td>1.617</td>
</tr>
<tr>
<td>Itanium1.4</td>
<td>1 396 283 528</td>
<td>2.584</td>
</tr>
</tbody>
</table>

Variance is based on the difference between successive readings of the frequency difference from the reference clock, sampled at a fixed interval. Its advantage is that it converges over time for most typically encountered types of noise. The traditional variance uses the difference between each sample and the average.

The clock frequency of 8 AMD processors was measured over a period of several hours. The Allan deviation was plotted over time as more measurements were added. The Allan deviation rapidly diminishes and converges to a steady state, as shown in Figure 2. If the clock frequencies drifted in a measurable way, the values would systematically vary over time and the Allan deviation would tend to increase with time.

Figure 2: Allan deviation for 8 AMD processors
Similarly, the clock frequency of an Intel Pentium II 350 MHz was monitored for longer periods of several days [14]. The clock frequency still exhibited excellent stability over these longer periods. However, it is interesting to note that a cyclic daily variation clearly appeared, from a high of 350 797 150 to a low of 350 796 890 Hz, for a difference of 260 cycles. The frequency maintains a close to average value between 10h00 and 23h00, rises from 23h00 to 6h30 in the morning and then drops sharply from 6h30 to 8h30, before coming back gradually to the average value around 10h00. These small variations of plus or minus 130 cycles per second are likely caused by variations in the electrical supply and in the ventilation system. The same variations were found when connecting the systems to either a GPS clock or to an independent high precision clock.

7 Network time synchronization accuracy

The network synchronization protocols are dependent on the packets delivery time. A constant, symmetric, delay between two computers is the ideal case where the send and receive time perfectly compensate for each other. The Network Time Protocol (NTP) [21, 22, 7] is the most popular such protocol. The same type of clock synchronization algorithm is used a posteriori during trace analysis to align the traced events on a common time base in LTTng [8]. The upper bound on clock difference inaccuracy is the sum of the NTP request and response packets transmission time (physical network delay, network interface card processing time and operating system latency). The actual error is caused by the time difference between both directions in the NTP request-response roundtrip. The achievable accuracy on a 100Mb/s Ethernet network is reported to be about 1ms [23]. A tighter bound on synchronisation was obtained in [24], 1.45 ± 1.26 µs, but using a higher performance Myrinet network and special network interface cards which processed in firmware the synchronisation messages.

Two networked Pentium II 350 MHz computers were connected to the same GPS pulse per second signal. Three different network topologies were tested: a direct crossover cable, a simple 8 ports DLINK switch and an institutional managed switch. In each case, the delays for the NTP like time request and answer packets were measured, thanks to the common GPS time reference.

Table 7: Query and response time for 3600 NTP requests between two computers connected by an unmanaged Ethernet switch. All times are in µs.

<table>
<thead>
<tr>
<th>Direction</th>
<th>average (µs)</th>
<th>standard deviation (µs)</th>
<th>minimum (µs)</th>
<th>maximum (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>request</td>
<td>121.03</td>
<td>1.90</td>
<td>113.64</td>
<td>173.55</td>
</tr>
<tr>
<td>reply</td>
<td>110.53</td>
<td>1.60</td>
<td>102.77</td>
<td>117.30</td>
</tr>
</tbody>
</table>

The first test, in Table 7, measures the request and response time between a client and a server. Both computers contain 350 MHz Intel Pentium II processors but they differ otherwise in terms of motherboard chipset and network
Table 8: Difference between query and response time for NTP requests on a free versus a busy network, in $\mu$s.

<table>
<thead>
<tr>
<th>Network</th>
<th>average difference ($\mu$s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Network with no traffic</td>
<td>10.493</td>
</tr>
<tr>
<td>Busy network</td>
<td>10.805</td>
</tr>
</tbody>
</table>

Table 9: Difference between query and response time for different networking equipment, in $\mu$s.

<table>
<thead>
<tr>
<th>Network</th>
<th>average difference ($\mu$s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Crossover cable</td>
<td>11.000</td>
</tr>
<tr>
<td>Managed Ethernet switch</td>
<td>10.161</td>
</tr>
<tr>
<td>Simple Ethernet switch</td>
<td>10.493</td>
</tr>
</tbody>
</table>

adapter. When the server and client roles were exchanged, the send and receive timings were almost reversed, indicating that the hardware configuration and not the client or server role is responsible for the delay difference. The network switching equipment is symmetrical and thus should not contribute to a systematic difference in one way or another. The delay is from the packet send to the packet receive functions in the kernel, which were instrumented with LTTng. The delay values do not vary much in general (small standard deviation) but are sometimes slightly smaller (minimum value) or quite larger (maximum value). Thus, most packets take the same, close to minimal, time, while a few packets may be delayed significantly.

The second test, shown in Table 8, examines the effect of network congestion. The switch appears to be effective as the traffic added to other ports has very little impact on the network delay between the two computers exchanging time synchronization packets. The last test, in Table 9, compares different network switching solutions. The results are very similar. The networking technology (10Mb/s, 100Mb/s, Myrinet) and the hardware (network adapter and corresponding operating system driver) appear to have much more influence than the type of switch or the other traffic on the switches.

A different clock synchronisation strategy, using broadcast packets, was also tested. A clock server broadcasts the time to several computers connected to the same local area network. Two computers connected to this network and receiving these broadcast packets were at the same time also connected to the common GPS time base.

Table 10: Broadcast time difference, in $\mu$s, for different networking equipment.

<table>
<thead>
<tr>
<th>Network</th>
<th>Average difference ($\mu$s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Managed switch</td>
<td>2.411</td>
</tr>
<tr>
<td>Simple switch</td>
<td>1.405</td>
</tr>
</tbody>
</table>

While broadcast packets should be received almost simultaneously by all
computers on the local area network, delays in the switch, network interface card and operating system increase the time difference. Nevertheless, broadcast packets can achieve an accuracy of a few microseconds, which is several times better than what is achievable with the NTP request response packets.

8 Conclusion

The main contribution of this experimental study is to provide data about the accuracy and stability of computer clocks and local area network delays, with emphasis on the various parameters that could affect the precision of event timestamps when tracing distributed systems. Several different computers of the same model and of different models and several networking switches were tested.

This study shows that the microprocessor clock cycle counter can be used as a high resolution, high accuracy, low drift, timing system. In the experiments presented, the variations from one measurement to the other were mostly due to the interrupt latency (short term noise), when processing the pulse per second signal, and not to variations in the clock frequency (long term stability). Furthermore, the clock frequency exhibited an excellent stability even over several days. The clock frequency does vary with temperature and line voltage but these parameters are not expected to change too much in a server room during regular hours, for example for the duration of a tracing session. While it is possible to vary the temperature by disconnecting the fan, little variation is obtained, for instance by varying the computing load, when the fan is running.

The clock offset between networked computers, with 100Mb/s Ethernet, can be computed from packet send and arrival time with an accuracy of approximately 10 $\mu$s. An even better accuracy, around 2 $\mu$s, would be possible when broadcast packets are received simultaneously by several computers. The variations in network delay time caused by variable interrupt latency can easily be removed when performing a posteriori analysis on a trace containing several message exchanges. Indeed, the excellent clock stability can be used to detect and ignore the few outliers. These normally correspond to the reception of a network packet, and the network adapter raising an interrupt, but this interrupt being delayed because the operating system was in a critical section, with interrupts disabled.

Such a precision of approximately 10 $\mu$s in the computation of the clock offset to a common time base is more than adequate for presenting a merged view of several traces collected from networked computers. Indeed, if some kernel events are a few microseconds apart (e.g. syscall entry versus syscall exit), all packets exchanges (DSN, NTP or HTTP requests, Remote Procedure Calls...) have durations in the hundreds of $\mu$s or in milliseconds.

Another interesting contribution of this work is to propose efficient experimental setups to measure the relative clock accuracy and stability of several networked computers. A new, affordable, and extremely precise GPS based time source was used to perform the experiments, along with a modified Linux
kernel to intercept and time external events (pulse per second signal and packet arrival) as early as possible.

Acknowledgments

Several researchers, Benoit des Ligneris and Mathieu Desnoyers from Ecole Polytechnique, Karim Yaghmour from Opersys, and Tom Zanussi, Robert Wisniewski and Richard Moore from IBM, contributed to the experimentation through stimulating discussions.

The financial support of the Natural Sciences and Engineering Research Council of Canada is gratefully acknowledged.

References


